


QuartzPro64 Dev Board Schematic


Main Functions Introduction

- 1) PMIC: 2xRK806-2+DiscretePower
- 2) RAM: 2xLPDDR4/4X_32bit
- 3) ROM: eMMC5.1(Default)+ SPI Falsh
- 4) Support: 1xVGA Connector
- 5) Support: 1 x USB3.0 HOST + 1 x TYPEC3.0+ 2 x USB20 HOST
- 6) Support: 1 x SATA3.0 Connector (7pin) + 4 pin Power Connector
- 7) Support: 1 x 4Lane PCIe3.0 Connector (Dual Mode)
- 8) Support: 4 x 2Lanes MIPI DPHY RX Camera(Need daughter Board)
- 9) Support: 2 x 4Lanes MIPI DCPHY RX Camera(Need daughter Board)
- 10) Support: 2 x HDMI2.0 TX
- 11) Support: 1 x HDMI2.0 RX
- 12) Support: 2 x 4Lanes MIPI DHY-TX
- 13) Support: a/b/g/n/ac/ax 2T2R WIFI 6+BT5.0(PCIE)
- 14) Support: 1x 10/100/1000 RJ45 Port(RGMII)
- 15) Support: 1x 10/100/1000 RJ45 Port(PCIE)
- 16) Support: 1xHeadphone+2xSPK+1xAnalog MIC
- 17) Support: 1xRecovery(VOL+)+1xReset+1xPower on+1xMenu+1xVOL-+1xESC
- 18) Support: 8 x SARADC
- 19) Support: Debug UART to USB connector and JTAG Connector


 PINE64		PINE64	
Project:	QuartzPro64 Dev Board Schematic		
File:	00.Cover Page		
Date:	Tuesday, February 15, 2022	Rev:	V1.0
Designed by:	Rzf	Reviewed by:	
		Sheet:	1 of 44

Revision History

Version	Date	By	Change Description	Approved
V1.0	2022-02-16	.ruan	1st Revision preliminary version	


 PINE64		PINE64	
Project:	QuartzPro64 Dev Board Schematic		
File:	02.Revision History		
Date:	Tuesday, February 15, 2022	Rev:	V1.0
Designed by:	Rzf	Reviewed by:	Sheet: 3 of 44

Mean to Interface
 Mean to IC




PINE64		PINE64	
Project:	QuartzPro64 Dev Board Schematic	Rev:	V1.0
File:	03.Block Diagram	Designd by:	Default
Date:	Tuesday, February 15, 2022	Drawn:	4 of 44
Reviewed by:	Default	Sheet:	

Power Diagram



Power Sequence



Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Sleep ON/OFF	Peak Current	Sleep Current
VCC5V0_SYS	PMIC1_BUCK1	6.5A	VDD_GPU_S0		0.75V	OFF	OFF	TBD	TBD
VCC5V0_SYS	PMIC1_BUCK2	5A	VDD_NPU_S0		0.75V	OFF	OFF	TBD	TBD
VCC5V0_SYS	PMIC1_BUCK3	5A	VDD_LOG_S0		0.75V	ON	OFF	TBD	TBD
VCC5V0_SYS	PMIC1_BUCK4	3A	VDD_VDENC_S0		0.75V	OFF	OFF	TBD	TBD
VCC5V0_SYS	PMIC1_BUCK5	2.5A	VDD_GPU_MEM_S0		0.75V	OFF	OFF	TBD	TBD
VCC5V0_SYS	PMIC1_BUCK6	2.5A	VDD_NPU_MEM_S0		0.75V	OFF	OFF	TBD	TBD
VCC5V0_SYS	PMIC1_BUCK7	2.5A	VCC_2V0_PLDO_S3		2.0V	ON	ON	TBD	TBD
VCC5V0_SYS	PMIC1_BUCK8	2.5A	VDD_VDENC_MEM_S0		0.75V	OFF	OFF	TBD	TBD
VCC5V0_SYS	PMIC1_BUCK9	2.5A	VDD2_DDR_S3		1.1V	ON	ON	TBD	TBD
VCC5V0_SYS	PMIC1_BUCK10	2.5A	VCC_1V1_NLDO_S3		1.1V	ON	ON	TBD	TBD
VCC_2V0_PLDO	PMIC1_PLDO1	0.3A	AVCC_1V8_S0		1.8V	ON	OFF	TBD	TBD
	PMIC1_PLDO2	0.3A	VDD1_1V8_DDR_S3		1.8V	ON	ON	TBD	TBD
	PMIC1_PLDO3	0.5A	AVCC_1V8_CODECC_S0		1.8V	ON	OFF	TBD	TBD
VCC5V0_SYS	PMIC1_PLDO4	0.5A	VCC_3V3_S3		3.3V	ON	ON	TBD	TBD
	PMIC1_PLDO5	0.3A	VCCIO_SD_S0		3.3V	ON	OFF	TBD	TBD
VCC5V0_VCCA	PMIC1_PLDO6	0.3A	VCC_1V8_S3		1.8V	ON	ON	TBD	TBD
	PMIC1_NLDO1	0.3A	VDD_0V75_S3		0.75V	ON	ON	TBD	TBD
VCC_1V1_NLDO	PMIC1_NLDO2	0.3A	VDD2L_0V9_DDR_S3		0.9V	ON	ON	TBD	TBD
	PMIC1_NLDO3	0.5A	VDD_0V75_HDMI_EDP_S0		0.75V	ON	OFF	TBD	TBD
VCC_1V1_NLDO	PMIC1_NLDO4	0.5A	AVDD_0V75_S0		0.75V	ON	OFF	TBD	TBD
	PMIC1_NLDO5	0.3A	VDD_0V85_S0		0.85V	ON	OFF	TBD	TBD
VCC5V0_SYS	PMIC2_BUCK1	6.5A	VDD_CPU_BIG1_S0		0.75V	OFF	OFF	TBD	TBD
VCC5V0_SYS	PMIC2_BUCK2	5A	VDD_CPU_BIG0_S0		0.75V	OFF	OFF	TBD	TBD
VCC5V0_SYS	PMIC2_BUCK3	5A	VDD_CPU_LIT_S0		0.75V	ON	OFF	TBD	TBD
VCC5V0_SYS	PMIC2_BUCK4	3A	VCC_3V3_S0		3.3V	ON	OFF	TBD	TBD
VCC5V0_SYS	PMIC2_BUCK5	2.5A	VDD_CPU_BIG1_MEM_S0		0.75V	OFF	OFF	TBD	TBD
VCC5V0_SYS	PMIC2_BUCK6	2.5A	VDD_CPU_BIG0_MEM_S0		0.75V	OFF	OFF	TBD	TBD
VCC5V0_SYS	PMIC2_BUCK7	2.5A	VCC_1V8_S0		1.8V	ON	OFF	TBD	TBD
VCC5V0_SYS	PMIC2_BUCK8	2.5A	VDD_CPU_LIT_MEM_S0		0.75V	ON	OFF	TBD	TBD
VCC5V0_SYS	PMIC2_BUCK9	2.5A	VDDQ_DDR_S0		0.6V	ON	OFF	TBD	TBD
VCC5V0_SYS	PMIC2_BUCK10	2.5A	VDD_DDR_S0		0.85V	ON	OFF	TBD	TBD
VCC_2V0_PLDO	PMIC2_PLDO1	0.3A	VCC_1V8_CAM_S0		0V	OFF	OFF	TBD	TBD
	PMIC2_PLDO2	0.3A	AVDD1V8_DDR_PLL_S0		1.8V	ON	OFF	TBD	TBD
	PMIC2_PLDO3	0.5A	VDD_1V8_PLL_S0		1.8V	ON	OFF	TBD	TBD
VCC5V0_SYS	PMIC2_PLDO4	0.5A	VCC_3V3_SD_S0		3.3V	ON	OFF	TBD	TBD
	PMIC2_PLDO5	0.3A	VCC_2V8_CAM_S0		0V	OFF	OFF	TBD	TBD
VCC_1V1_NLDO	PMIC2_NLDO1	0.3A	VDD_0V75_PLL_S0		0.75V	ON	OFF	TBD	TBD
	PMIC2_NLDO2	0.3A	VDD_DDR_PLL_S0		0.85V	ON	OFF	TBD	TBD
	PMIC2_NLDO3	0.5A	AVDD_0V85_S0		0.85V	ON	OFF	TBD	TBD
VCC_2V0_PLDO	PMIC2_NLDO4	0.5A	VCC_1V2_CAM_S0		0V	OFF	OFF	TBD	TBD
	PMIC2_NLDO5	0.3A	AVDD_1V2_S0		1.2V	ON	OFF	TBD	TBD

IO Power Domain Map

IO Domain	Pin Num	Support IO Voltage	Supply Power Pin Name	Power Source	Operating Voltage
PMUIO1	Pin N28	1.8V Only	PMUIO1_1V8	VCC_1V8_S3	1.8V
PMUIO2	Pin R27	1.8V or 3.3V	PMUIO2_1V8	VCC_1V8_S3	3.3V
	Pin P28		PMUIO2	VCC_3V3_S3	
EMMCIO	Pin V26	1.8V Only	EMMCIO_1V8	VCC_1V8_S0	1.8V
VCCIO1	Pin G20	1.8V Only	VDDIO1_1V8	VCC_1V8_S0	1.8V
VCCIO2	Pin AA7	1.8V or 3.3V	VDDIO2_1V8	VCC_1V8_S0	1.8V/3.3V
	Pin Y7		VCCIO2	VCC_1V8/3V3_S0	
VCCIO3	Pin Y26	1.8V Only	VDDIO3_1V8	VCC_1V8_S0	1.8V
VCCIO4	Pin H20	1.8V or 3.3V	VDDIO4_1V8	VCC_1V8_S0	1.8V
	Pin H21		VCCIO4	VCC_1V8_S0	
VCCIO5	Pin W25	1.8V or 3.3V	VDDIO5_1V8	VCC_1V8_S0	1.8V
	Pin W26		VCCIO5	VCC_1V8_S0	
VCCIO6	Pin AC25	1.8V or 3.3V	VDDIO6_1V8	VCC_1V8_S0	3.3V
	Pin AC26		VCCIO6	VCC_3V3_S0	

IO Type	Operating Voltage
1.8V Only	VCCIO*_1V8=1.8V
1.8V or 3.3V	VCCIO*_1V8=1.8V VCCIO*_1V8=1.8V or 3.3V

PINE64

Project: QuartzPro64 Dev Board Schematic


File: 05.Power Sequence/IO Power

Date: Tuesday, February 15, 2022


Designed by: Rzf Reviewed by: Sheet: 6 of 44

I2C MAP

RK3588




UART MAP




USB Controller Configure Table

Controller Name	Pin Name	Type-C Function	DPx4Lane Function		USB30 OTG+DPx2Lane Function		USB20 OTG+DPx2Lane Function		USB20 OTG+DPx4Lane Function		
			OPTION1	OPTION2	OPTION1	OPTION2	OPTION1	OPTION2	OPTION1	OPTION2	
USB30 OTG0 Device or Host	TYPEC0_SBU1/DP0_AUXP TYPEC0_SBU2/DP0_AUXN	TYPEC0_SBU1 TYPEC0_SBU2	DP0_AUXP DP0_AUXN	DP0_AUXP DP0_AUXN	DP0_AUXP DP0_AUXN	DP0_AUXP DP0_AUXN	DP0_AUXP DP0_AUXN	DP0_AUXP DP0_AUXN	DP0_AUXP DP0_AUXN	DP0_AUXP DP0_AUXN	
	TYPEC0_SSRX1P/DP0_TX0P TYPEC0_SSRX1N/DP0_TX0N	TYPEC0_SSRX1P TYPEC0_SSRX1N	DP0_TX0P DP0_TX0N	DP0_TX2P DP0_TX2N	TYPEC0_SSRX1P TYPEC0_SSRX1N	DP0_TX0P DP0_TX0N			DP0_TX0P DP0_TX0N	DP0_TX2P DP0_TX2N	
	TYPEC0_SSTX1P/DP0_TX1P TYPEC0_SSTX1N/DP0_TX1N	TYPEC0_SSTX1P TYPEC0_SSTX1N	DP0_TX1P DP0_TX1N	DP0_TX3P DP0_TX3N	TYPEC0_SSTX1P TYPEC0_SSTX1N	DP0_TX1P DP0_TX1N			DP0_TX1P DP0_TX1N	DP0_TX3P DP0_TX3N	
	TYPEC0_SSRX2P/DP0_TX2P TYPEC0_SSRX2N/DP0_TX2N	TYPEC0_SSRX2P TYPEC0_SSRX2N	DP0_TX2P DP0_TX2N	DP0_TX0P DP0_TX0N	TYPEC0_SSRX2P TYPEC0_SSRX2N			DP0_TX2P DP0_TX2N		DP0_TX0P DP0_TX0N	
	TYPEC0_SSTX2P/DP0_TX3P TYPEC0_SSTX2N/DP0_TX3N	TYPEC0_SSTX2P TYPEC0_SSTX2N	DP0_TX3P DP0_TX3N	DP0_TX1P DP0_TX1N	TYPEC0_SSTX2P TYPEC0_SSTX2N			DP0_TX3P DP0_TX3N		DP0_TX1P DP0_TX1N	
USB20 OTG0 Device or Host	TYPEC0_USB20_OTG_DP TYPEC0_USB20_OTG_DM	TYPEC0_USB20_OTG_DP TYPEC0_USB20_OTG_DM			TYPEC0_USB20_OTG_DP TYPEC0_USB20_OTG_DM	TYPEC0_USB20_OTG_DP TYPEC0_USB20_OTG_DM	TYPEC0_USB20_OTG_DP TYPEC0_USB20_OTG_DM	TYPEC0_USB20_OTG_DP TYPEC0_USB20_OTG_DM	TYPEC0_USB20_OTG_DP TYPEC0_USB20_OTG_DM	TYPEC0_USB20_OTG_DP TYPEC0_USB20_OTG_DM	
USB30 OTG1 Device or Host	TYPEC1_SBU1/DP1_AUXP TYPEC1_SBU2/DP1_AUXN	TYPEC1_SBU1 TYPEC1_SBU2	DP1_AUXP DP1_AUXN	DP1_AUXP DP1_AUXN	DP1_AUXP DP1_AUXN	DP1_AUXP DP1_AUXN	DP1_AUXP DP1_AUXN	DP1_AUXP DP1_AUXN	DP1_AUXP DP1_AUXN	DP1_AUXP DP1_AUXN	
	TYPEC1_SSRX1P/DP1_TX0P TYPEC1_SSRX1N/DP1_TX0N	TYPEC1_SSRX1P TYPEC1_SSRX1N	DP1_TX0P DP1_TX0N	DP1_TX2P DP1_TX2N	TYPEC1_SSRX1P TYPEC1_SSRX1N	DP1_TX0P DP1_TX0N			DP1_TX0P DP1_TX0N	DP1_TX2P DP1_TX2N	
	TYPEC1_SSTX1P/DP1_TX1P TYPEC1_SSTX1N/DP1_TX1N	TYPEC1_SSTX1P TYPEC1_SSTX1N	DP1_TX1P DP1_TX1N	DP1_TX3P DP1_TX3N	TYPEC1_SSTX1P TYPEC1_SSTX1N	DP1_TX1P DP1_TX1N			DP1_TX1P DP1_TX1N	DP1_TX3P DP1_TX3N	
	TYPEC1_SSRX2P/DP1_TX2P TYPEC1_SSRX2N/DP1_TX2N	TYPEC1_SSRX2P TYPEC1_SSRX2N	DP1_TX2P DP1_TX2N	DP1_TX0P DP1_TX0N	TYPEC1_SSRX2P TYPEC1_SSRX2N		DP1_TX2P DP1_TX2N		DP1_TX2P DP1_TX2N	DP1_TX0P DP1_TX0N	
	TYPEC1_SSTX2P/DP1_TX3P TYPEC1_SSTX2N/DP1_TX3N	TYPEC1_SSTX2P TYPEC1_SSTX2N	DP1_TX3P DP1_TX3N	DP1_TX1P DP1_TX1N	TYPEC1_SSTX2P TYPEC1_SSTX2N		DP1_TX3P DP1_TX3N		DP1_TX3P DP1_TX3N	DP0_TX1P DP0_TX1N	
USB20 OTG1 Device or Host	TYPEC1_USB20_OTG_DP TYPEC1_USB20_OTG_DM	TYPEC1_USB20_OTG_DP TYPEC1_USB20_OTG_DM			TYPEC1_USB20_OTG_DP TYPEC1_USB20_OTG_DM	TYPEC1_USB20_OTG_DP TYPEC1_USB20_OTG_DM	TYPEC1_USB20_OTG_DP TYPEC1_USB20_OTG_DM	TYPEC1_USB20_OTG_DP TYPEC1_USB20_OTG_DM	TYPEC1_USB20_OTG_DP TYPEC1_USB20_OTG_DM	TYPEC1_USB20_OTG_DP TYPEC1_USB20_OTG_DM	
USB30 HOST2			OPTION1 USB30 HOST		OPTION2 USB30 HOST		USB30 HOST				
	PCIE20_2_TXP/SATA30_2_TXP/USB30_2_SSTXP		USB30_2_SSTXP USB30_2_SSTXN		USB30_2_SSTXP USB30_2_SSTXN		USB30_2_SSTXP USB30_2_SSTXN				
	PCIE20_2_TXN/SATA30_2_TXN/USB30_2_SSTXN		USB30_2_SSRXP USB30_2_SSRXN		USB30_2_SSRXP USB30_2_SSRXN		USB30_2_SSRXP USB30_2_SSRXN				
	PCIE20_2_RXP/SATA30_2_RXP/USB30_2_SSRXP		USB30_2_SSRXP USB30_2_SSRXN		USB30_2_SSRXP USB30_2_SSRXN		USB30_2_SSRXP USB30_2_SSRXN				
USB20 HOST0	USB20_HOST0_DP USB20_HOST0_DM		USB20_HOST0_DP USB20_HOST0_DM								
USB20 HOST1	USB20_HOST1_DP USB20_HOST1_DM			USB20_HOST1_DP USB20_HOST1_DM							
								<div style="border: 1px dashed red; padding: 5px;"> <p>Note: DP Lane swap enable 0:Lane0/1/2/3 TxData mapping to Lane0/1/2/3_TXDP/N 1:Lane0/1/2/3 TxData mapping to Lane2/3/0/1_TXDP/N</p> </div>			
								TYPEC1_USB20_OTG_DP TYPEC1_USB20_OTG_DM			

USB3.0/DP1.4 Lane Diagram




TYPE-C Connector Diagram




PINE64		PINE64	
Project:	QuartzPro64 Dev Board Schematic		
File:	07.USB Controller Configure Tab		
Date:	Tuesday, February 15, 2022	Rev:	V1.0
Designed by:	Rzf	Reviewed by:	
		Sheet:	8 of 44


PCIe3.0 REFCLK



PCIe2.0 REFCLK



PCIe/SATA Connector Diagram



PCIe Controller Configure Table

Controller Name	Data & Clk Lane Configure			Control GPIO
	OPTION	CLK LANE	DATA LANE	
PCIe30X4 RC & EP	OPTION1	PCIe30_PORT0_REF_CLKP PCIe30_PORT0_REF_CLKN	PCIe30_PORT0_TX0 PCIe30_PORT0_RX0	PCIe30X4_CLKREQ_M* PCIe30X4_WAKEN_M* PCIe30X4_PERSTN_M* PCIe30X4_BUTTON_RSTN
	OPTION2	PCIe30_PORT0_REF_CLKP PCIe30_PORT0_REF_CLKN	PCIe30_PORT0_TX0 PCIe30_PORT0_RX0 PCIe30_PORT0_TX1 PCIe30_PORT0_RX1	
	OPTION3	PCIe30_PORT0_REF_CLKP PCIe30_PORT0_REF_CLKN PCIe30_PORT1_REF_CLKP PCIe30_PORT1_REF_CLKN	PCIe30_PORT0_TX0 PCIe30_PORT0_RX0 PCIe30_PORT1_TX0 PCIe30_PORT1_RX0 PCIe30_PORT1_TX1 PCIe30_PORT1_RX1	
PCIe30X2 RC	OPTION1	PCIe30_PORT1_REF_CLKP PCIe30_PORT1_REF_CLKN	PCIe30_PORT1_TX0 PCIe30_PORT1_RX0	PCIe30X2_CLKREQ_M* PCIe30X2_WAKEN_M* PCIe30X2_PERSTN_M* PCIe30X2_BUTTON_RSTN
	OPTION2	PCIe30_PORT1_REF_CLKP PCIe30_PORT1_REF_CLKN	PCIe30_PORT1_TX0 PCIe30_PORT1_RX0 PCIe30_PORT1_TX1 PCIe30_PORT1_RX1	
PCIe30X1_0 RC	OPTION1	PCIe30_PORT0_REF_CLKP PCIe30_PORT0_REF_CLKN	PCIe30_PORT0_TX1 PCIe30_PORT0_RX1	PCIe30X1_0_CLKREQ_M* PCIe30X1_0_WAKEN_M* PCIe30X1_0_PERSTN_M* PCIe30X1_0_BUTTON_RSTN
	OPTION2	PCIe20_1_REFCLKP PCIe20_1_REFCLKN	PCIe20_1_TXP PCIe20_1_RXP PCIe20_1_TXN PCIe20_1_RXN	
PCIe30X1_1 RC	OPTION1	PCIe30_PORT1_REF_CLKP PCIe30_PORT1_REF_CLKN	PCIe30_PORT1_TX1 PCIe30_PORT1_RX1	PCIe30X1_1_CLKREQ_M* PCIe30X1_1_WAKEN_M* PCIe30X1_1_PERSTN_M* PCIe30X1_1_BUTTON_RSTN
	OPTION2	PCIe20_2_REFCLKP PCIe20_2_REFCLKN	PCIe20_2_TXP PCIe20_2_RXP PCIe20_2_TXN PCIe20_2_RXN	
PCIe30X1_2 RC	OPTION1	PCIe20_0_REFCLKP PCIe20_0_REFCLKN	PCIe20_0_TXP PCIe20_0_RXP PCIe20_0_TXN PCIe20_0_RXN	PCIe20X1_2_CLKREQ_M* PCIe20X1_2_WAKEN_M* PCIe20X1_2_PERSTN_M* PCIe20X1_2_BUTTON_RSTN

Note:

PCIe30_PORT*_REF_CLKP/N is input gpio


PCIe20_*_REFCLKP/N is output or input gpio

Note:

M*=Mean to M0 or M1, It's the same source, Just multiplex to M0 or M1, So, Only use one at the same time.

PCIe/SATA Function Combination

Function Combination				
Function Item	PCIEX4	PCIEX2	PCIEX1	SATA
Option1	1(DM)	0	3(RC)	0
Option2	1(DM)	0	2(RC)	1
Option3	1(DM)	0	1(RC)	2
Option4	1(DM)	0	0	3
Option5	0	1(DM)+1(RC)	3(RC)	0
Option6	0	1(DM)+1(RC)	2(RC)	1
Option7	0	1(DM)+1(RC)	1(RC)	2
Option8	0	1(DM)+1(RC)	0	3
Option9	0	1(DM)	4(RC)	1
Option10	0	1(DM)	3(RC)	2
Option11	0	1(DM)	2(RC)	3
Option12	0	0	1(DM)+4(RC)	2
Option13	0	0	1(DM)+3(RC)	3




Note:
These Caps should be placed under the U1000 package



H28	AVSS_1	AH12	VSS_107	R19	A11	VSS_1	VSS_54	F15	W3	VSS_213	VSS_266	AB18
H31	AVSS_2	AVSS_52	VSS_160	R20	VSS_2	VSS_55	VSS_57	F16	W6	VSS_214	VSS_267	AB19
J27	AVSS_3	AVSS_53	VSS_161	R21	AVSS_3	VSS_56	VSS_58	F19	W7	VSS_215	VSS_268	AB20
J28	AVSS_4	AVSS_54	VSS_162	R22	A14	VSS_2	VSS_59	F20	W9	VSS_216	VSS_269	AB24
J29	AVSS_5	AVSS_55	VSS_163	R23	A34	VSS_4	VSS_60	F21	W10	VSS_217	VSS_270	AB27
K26	AVSS_6	AVSS_56	VSS_164	R24	B6	VSS_5	VSS_61	F22	W11	VSS_218	VSS_271	AB29
K31	AVSS_7	AVSS_57	VSS_165	R25	L1	VSS_6	VSS_62	F23	W12	VSS_219	VSS_272	AC3
K32	AVSS_8	AVSS_58	VSS_166	R26	L21	VSS_11	VSS_63	F31	W15	VSS_220	VSS_273	AC4
L26	AVSS_9	AVSS_59	VSS_167	R28	B27	VSS_7	VSS_64	G1	W16	VSS_221	VSS_274	AC11
L31	AVSS_10	AVSS_60	VSS_168	R33	B33	VSS_9	VSS_65	G3	W17	VSS_222	VSS_275	AC16
M26	AVSS_11	AVSS_61	VSS_169	R34	C3	VSS_10	VSS_66	G5	W18	VSS_223	VSS_276	AC20
M32	AVSS_12	AVSS_62	VSS_170	T6	C5	VSS_12	VSS_67	G9	W19	VSS_224	VSS_277	AC21
N32	AVSS_13	AVSS_63	VSS_171	T9	C6	VSS_14	VSS_68	G19	W20	VSS_225	VSS_278	AC24
AA8	AVSS_14	AVSS_64	VSS_172	T11	C7	VSS_15	VSS_69	G21	W21	VSS_226	VSS_279	AD11
AA6	AVSS_15	AVSS_65	VSS_173	T13	C8	VSS_16	VSS_70	G22	W22	VSS_227	VSS_280	AD12
AB6	AVSS_16	AVSS_66	VSS_174	T18	C9	VSS_17	VSS_71	G25	W27	VSS_228	VSS_281	AD16
AB7	AVSS_17	AVSS_67	VSS_175	T19	C10	VSS_18	VSS_72	G32	Y3	VSS_229	VSS_282	AD20
AB8	AVSS_18	AVSS_68	VSS_176	T20	C11	VSS_19	VSS_73	G32	Y5	VSS_230	VSS_283	AD21
AC5	AVSS_19	AVSS_69	VSS_177	T21	C12	VSS_20	VSS_74	G22	Y6	VSS_231	VSS_284	AD24
AC8	AVSS_20	AVSS_70	VSS_178	T24	C13	VSS_21	VSS_75	G22	Y9	VSS_232	VSS_285	AD25
AC10	AVSS_21	AVSS_71	VSS_179	T25	C14	VSS_22	VSS_76	G22	Y10	VSS_233	VSS_286	AD26
AD5	AVSS_22	AVSS_72	VSS_180	T26	C15	VSS_23	VSS_77	G22	Y11	VSS_234	VSS_287	AD27
AD10	AVSS_23	AVSS_73	VSS_181	T27	C16	VSS_24	VSS_78	H12	Y12	VSS_235	VSS_288	AD28
AE6	AVSS_24	AVSS_74	VSS_182	T28	C17	VSS_25	VSS_79	H21	Y13	VSS_236	VSS_289	AD29
AE7	AVSS_25	AVSS_75	VSS_183	T31	C18	VSS_26	VSS_80	H21	Y14	VSS_237	VSS_290	AE11
AE8	AVSS_26	AVSS_76	VSS_184	T32	C19	VSS_27	VSS_81	H21	Y15	VSS_238	VSS_291	AE12
AF7	AVSS_27	AVSS_77	VSS_185	T33	C20	VSS_28	VSS_82	H21	Y16	VSS_239	VSS_292	AE13
AF11	AVSS_28	AVSS_78	VSS_186	T34	C21	VSS_29	VSS_83	H21	Y17	VSS_240	VSS_293	AE14
AF13	AVSS_29	AVSS_79	VSS_187	T35	C22	VSS_30	VSS_84	H21	Y18	VSS_241	VSS_294	AE16
AF15	AVSS_30	AVSS_80	VSS_188	T36	C23	VSS_31	VSS_85	H21	Y19	VSS_242	VSS_295	AE18
AF16	AVSS_31	AVSS_81	VSS_189	T37	C24	VSS_32	VSS_86	H21	Y20	VSS_243	VSS_296	AE19
AG18	AVSS_32	AVSS_82	VSS_190	T38	C25	VSS_33	VSS_87	H21	Y21	VSS_244	VSS_297	AE21
AG22	AVSS_33	AVSS_83	VSS_191	T39	C26	VSS_34	VSS_88	H21	Y22	VSS_245	VSS_298	AE22
AG28	AVSS_34	AVSS_84	VSS_192	T40	C27	VSS_35	VSS_89	H21	Y23	VSS_246	VSS_299	AF24
AG33	AVSS_35	AVSS_85	VSS_193	T41	C28	VSS_36	VSS_90	H21	Y24	VSS_247	VSS_300	AF25
AG37	AVSS_36	AVSS_86	VSS_194	T42	C29	VSS_37	VSS_91	H21	Y25	VSS_248	VSS_301	AF27
AG41	AVSS_37	AVSS_87	VSS_195	T43	C30	VSS_38	VSS_92	H21	Y26	VSS_249	VSS_302	AF28
AG45	AVSS_38	AVSS_88	VSS_196	T44	C31	VSS_39	VSS_93	H21	Y27	VSS_250	VSS_303	AF29
AG48	AVSS_39	AVSS_89	VSS_197	T45	C32	VSS_40	VSS_94	H21	Y28	VSS_251	VSS_304	AF30
AG51	AVSS_40	AVSS_90	VSS_198	T46	C33	VSS_41	VSS_95	H21	Y29	VSS_252	VSS_305	AF31
AG52	AVSS_41	AVSS_91	VSS_199	T47	C34	VSS_42	VSS_96	H21	Y30	VSS_253	VSS_306	AF32
AG53	AVSS_42	AVSS_92	VSS_200	T48	C35	VSS_43	VSS_97	H21	Y31	VSS_254	VSS_307	AG30
AG54	AVSS_43	AVSS_93	VSS_201	T49	C36	VSS_44	VSS_98	H21	Y32	VSS_255	VSS_308	AG31
AG55	AVSS_44	AVSS_94	VSS_202	T50	C37	VSS_45	VSS_99	H21	Y33	VSS_256	VSS_309	AG32
AG56	AVSS_45	AVSS_95	VSS_203	T51	C38	VSS_46	VSS_100	H21	Y34	VSS_257	VSS_310	AG33
AG57	AVSS_46	AVSS_96	VSS_204	T52	C39	VSS_47	VSS_101	H21	Y35	VSS_258	VSS_311	AG34
AG58	AVSS_47	AVSS_97	VSS_205	T53	C40	VSS_48	VSS_102	H21	Y36	VSS_259	VSS_312	AG35
AG59	AVSS_48	AVSS_98	VSS_206	T54	C41	VSS_49	VSS_103	H21	Y37	VSS_260	VSS_313	AG36
AG60	AVSS_49	AVSS_99	VSS_207	T55	C42	VSS_50	VSS_104	H21	Y38	VSS_261	VSS_314	AG37
AG61	AVSS_50	AVSS_100	VSS_208	T56	C43	VSS_51	VSS_105	H21	Y39	VSS_262	VSS_315	AG38
AG62	AVSS_51	AVSS_101	VSS_209	T57	C44	VSS_52	VSS_106	H21	Y40	VSS_263	VSS_316	AG39
AG63	AVSS_52	AVSS_102	VSS_210	T58	C45	VSS_53	VSS_107	H21	Y41	VSS_264	VSS_317	AG40
HOLE4	H4	HOLE1	VSS_211	V30	F11	VSS_51	VSS_108	K21	AB11	VSS_265	VSS_318	AG41
HOLE3	H3	HOLE2	VSS_212	W2	F13	VSS_52	VSS_109	K22	AB16	VSS_266	VSS_319	AG42
					F14	VSS_53	VSS_110	L1	AB17	VSS_267	VSS_320	AG43

RK3588_E (OSC/PLL/PMUIO1/2)

Note:
 The CL is the load capacitance of the crystal that is recommended by the crystal vendors to obtain target clock frequency.
 $CL = \{CL1 * CL2 / (CL1 + CL2)\} + PCB \text{ strays}$
 Total $CL < 12pF$



RK3588_F (PMUIO2)



PINE64

Project: QuartzPro64 Dev Board Schematic

File: 11.RK3588_OSC/PLL/PMUIO



Date: Tuesday, February 15, 2022

Rev: V1.0



Designed by: Rzf

Reviewed by:

Sheet: 11 of 44



DDR FILTER



PINE64

Project: QuartzPro64 Dev Board Schematic


File: 12.RK3588 DDR Controller

Date: Monday, February 21, 2022	Rev: V1.0
Designed by: Rzf	Reviewed by:


Sheet: 12 of 44

RK3588_C (EMMCIO Domain)

U1000C




RK3588-Socket




RK3588_D (VCCIO2 Domain)

U1000D



RK3588-Socket



ARM JTAG(Default):
S1300:1-8,2-7 ON /3-6,4-5 OFF,

MCU JTAG:
S1300:1-8,2-7 OFF/3-6,4-5 ON,


PINE64		PINE64	
Project:	QuartzPro64 Dev Board Schematic		
File:	13.RK3588_Flash/SD Controller		
Date:	Tuesday, February 15, 2022	Rev:	V1.0
Designed by:	Rzf	Reviewed by:	
Sheet:	13	of	44

RK3588_M(TYPEC/DP)


U1000M

USB3.0 OTG/DP1.4 Alt of TYPEC0

USB:U3/Gen1----Controller0
DP:RBR/HBR/HBR2/HBR3




TYPEC&DP MUX Differential Pair:
DATE:95 Ohm +10%
For Typec




USB3.0 OTG/DP1.4 Alt of TYPEC1

USB:U3/Gen1----Controller1
DP:RBR/HBR/HBR2/HBR3



USB30 Differential Pair:
DATE:90 Ohm +10%
For USB30



For VGA

RK3588-Socket

USB30/DP1.4 Alt Mode Configuration


Option1	DP x4Lane	DP_TX_Lane0-3
Option2	USB30 x4Lane	DP_TX_Lane0-3
Option3	USB30X2Lane+DPX2Lane	USB30: Lane0 Lane1 DP: Lane2 Lane3
Option4	USB30X2Lane+DPX2Lane	USB30: Lane2 Lane3 DP: Lane0 Lane1

RK3588_L(USB2.0 HOST/OTG)

U1000L


USB2.0 of TYPEC0 (OTG/HOST/DEVICE) HS/FS/LS

Download Port




USB20 Differential Pair:
DATE:90 Ohm +10%


USB2.0 of TYPEC1 (OTG/HOST/DEVICE) HS/FS/LS




USB2.0 HOST0 HS/FS/LS



USB2.0 HOST1 HS/FS/LS



USB2.0 POWER




RK3588-Socket

Note:

The USB20_VBUSDET pin internal has a pull-down resistance(40K ohm) to ground,The resistance creates a voltage with the external series 30K ohm resistor.The VBUSDETPin voltage range <=3.3V.

RK3588_G (VCCIO1 Domain)


U1000U



RK3588-Socket

RK3588_U (SARADC/OTP)


U1000U



RK3588-Socket

RK3588_H (VCCIO3 Domain)

U1000H



RK3588-Socket

BOOT MODE CONFIG

TABLE 1

Item	Rup	Rdown	ADC	VOL	BOOT MODE
LEVEL1	DNP	100K	0	0V	USB
LEVEL2	100K	20K	682	0.3V	SD Card-USB
LEVEL3	360K	180K	1365	0.6V	EMMC-USB
LEVEL4	100K	100K	2047	0.9V	FSPI M0-USB
LEVEL5	180K	360K	2730	1.2V	FSPI M1-USB
LEVEL6	20K	100K	3412	1.5V	FSPI M2-USB
LEVEL7	100K	DNP	4095	1.8V	FSPI_M2-FSPI_M1-FSPI_M0-EMMC-SD Card-USB

BOARD ID CONFIG

TABLE 2

Item	Rup	Rdown	ADC	VOL	VERSION
LEVEL1	DNP	100K	0	0V	V1.0
LEVEL2	100K	20K	682	0.3V	V2.0
LEVEL3	360K	180K	1365	0.6V	V3.0
LEVEL4	100K	100K	2047	0.9V	V4.0
LEVEL5	180K	360K	2730	1.2V	V5.0
LEVEL6	20K	100K	3412	1.5V	V6.0
LEVEL7	100K	DNP	4095	1.8V	V7.0
LEVEL8	10K	1K	380	0.16V	EV1 V1.1

PINE64

PINE64



Project: QuartzPro64 Dev Board Schematic

File: 15.RK3588_SARADC/1.8V Only GPIO

Date: Tuesday, February 15, 2022 Rev: V1.0


Designed by: Rzf Reviewed by: Sheet: 15 of 44

RK3588_Q/R(MIPI_D/C_PHY0/1)



Note:
These Caps should be placed under the U1000 package.

RK3588_P(MIPI_CSI_RX_PHY)



MIPI_CSI_RX Configuration

Option1	Sensor1 x4Lane	MIPI_CSI_RX_D0-3 MIPI_CSI_RX_CLK0
Option2	Sensor1 x2Lane	MIPI_CSI_RX_D0-1 MIPI_CSI_RX_CLK0
	+ Sensor2 x2Lane	MIPI_CSI_RX_D2-3 MIPI_CSI_RX_CLK1

Note:
When in single clock lane mode, CLK0P/0N is the clock lane from Data lane0 to Data lane3, but clock lane1 is invalid; In dual clock lanes mode, CLK0P/0N is the clock lane of Data lane0 and Data lane1, while CLK1P/1N is the clock lane of Data lane2 and Data lane3.

Note:
The Caps to the left of green line should be placed under the U1000 package. Other caps should be placed close to the U1000 package.


Note:
Merge the two mipi csi's power need 1X105+1X104 cap.

RK3588_S (HDMI 2.1 TX)


U1000S

HDMI TX/eDP MUX Port0

HDMI: V2.1 12Gbps
eDP: V1.3 5.4Gbps





HDMI TMSD/FRL Pair
100 Ohm +/-10%



HDMI TX/eDP MUX Port1

HDMI: V2.1 12Gbps
eDP: V1.3 5.4Gbps



Rds=1.7ohm/2.6V
Coss=7.33pf

Note:
The HDMI2.1 trace length is less than 100mm.
The HDMI2.1 differential trace impedance is 100 OHM.

Note:
The controller only support AC coupled link In order to backward compatibility or to meet HDMI2.0 (1.4b) DC common mode spec and Voff, need do R based level-shift.

Note:
The Caps to the left of green line should be placed under the U1000 package. Other caps should be placed close to the U1000 package.


Switch on in HDMI2.0(TMSD) mode
Switch off in HDMI2.1(FRL) mode.

RK3588_T (HDMI 20 RX)

Place close HDMI port.

HDMI RX

HDMI: V2.0




HDMI20_RX
100 Ohm +/-10%

PINE64		PINE64	
Project:	QuartzPro64 Dev Board Schematic		
File:	17.RK3588_HDMVeDP Interface		
Date:	Tuesday, February 15, 2022	Rev:	V1.0
Designed by:	Rzf	Reviewed by:	
		Sheet:	17 of 44


RK3588_N(PCIE20)

CLK Differential Pair:
100 Ohm±10%
DATA Differential Pair:
PCIE20: 85 Ohm±10%
SATA30: 100 Ohm±10%
USB30: 90ohm±10%



Note:
Merge the two mipi csi's power need 1X105+1X104 cap.

RK3588_O(PCIE30)




Note:
Only PCIE30 Controller 0 support RC and EP, Other controller only support RC Mode.

Note:
The Caps to the left of green line should be placed under the U1000 package. Other caps should be placed close to the U1000 package.


Note:
Merge the two mipi csi's power need 1X105+1X104 cap.

PINE64		PINE64	
Project:	QuartzPro64 Dev Board Schematic		
File:	18.RK3588_PCIE30/PCIE20/SATA30		
Date:	Tuesday, February 15, 2022	Rev:	V1.0
Designed by:	Rzf	Reviewed by:	
		Sheet:	18 of 44


12V/3A DCIN




FAN_POWER



VCC4V0_SYS




VCC5V0_USB



PINE64		PINE64	
Project:	QuartzPro64 Dev Board Schematic		
File:	20.Power_DC IN		
Date:	Saturday, February 19, 2022	Rev:	V1.0
Designed by:	Rzf	Reviewed by:	Default
Sheet:	20	of	44




RTC IC




Address:Read A3H,Write A2H

		PINE64	
Project:	QuartzPro64 Dev Board Schematic		
File:	21.Other Power/RTC/PCIE 20 CLK		
Date:	Tuesday, February 15, 2022	Rev:	V1.0
Designed by:	Rzf	Reviewed by:	Default
		Sheet:	21 of 44


PMIC1 RK806-2(MASTER)



PMIC RK806-2 Management






PMIC RK806-2 LDO




PINE64		PINE64	
Project:	QuartzPro64 Dev Board Schematic	Date:	Tuesday, February 15, 2022
File:	22.Power-PMIC1	Rev:	V1.3
Designed by:	Ref	Reviewed by:	Sheet: 22 of 44


PMIC2 RK806-2(SLAVE)






PMIC RK806-2 Management





PMIC RK806-2 LDO



USB2.0 HOST PORT









USB3.0 HOST PORT





PINE64		PINE64	
Project:	QuartzPro64 Dev Board Schematic		
File:	25.USB20/USB30 Port		
Date:	Tuesday, February 15, 2022	Rev:	V1.0
Designed by:	Rzf	Reviewed by:	
		Sheet:	24 of 44

Type-C PORT



		PINE64	
Project:	QuartzPro64 Dev Board Schematic		
File:	26.Type-C Port		
Date:	Tuesday, February 15, 2022	Rev:	V1.0
Designed by:	Rzf	Reviewed by:	
		Sheet:	25 of 44

LPDDR4/4X





R3809
 LPDDR4: 0ohm
 LPDDR4X: NC

R3808
 NC--No shut down VDDQ
 0ohm(Default)

LPDDR4 LPDDR4X

VDD1: 1.70-1.95 1.70-1.95
 VDD2: 1.06-1.17 1.06-1.17
 VDDQ: 1.06-1.17 0.57-0.65

Sequence: VDD1-VDD2-VDDQ



PINE64 PINE64

Project: QuartzPro64 Dev Board Schematic

File: 38_DRAM-LPDDR4X_200P_1X33bit


Doc: Tuesday, February 15, 2022

Designed by: Raf

Reviewed by:

Sheet: 26 of 46




eMMC FLASH








Note:
 If eMMC_CLK=0V after power-on reset,
 then system will enter into Maskrom mode.
 TP4000 close to EMMC_D0 trace.

PINE64	
Project:	QuartzPro64 Dev Board Schematic
File:	40.Flash-eMMC Flash
Date:	Tuesday, February 15, 2022
Designed by:	Rzf
Reviewed by:	
Rev:	V1.0
Sheet:	27 of 44

microSD CARD



Close to microSD Card





MicroSD Card

		PINE64	
Project:	QuartzPro64 Dev Board Schematic		
File:	42.Flash-TF Card		
Date:	Wednesday, February 16, 2022	Rev:	V1.0
Designed by:	RZF	Reviewed by:	
		Sheet:	28 of 44

SPI NOR OR NAND Flash (not connected)



Default: 5mA





SPI Nor:GD25LQ255EY1G 1.8V

Note:
When using SPI FLASH with only 1 bit, it needs to be stuffed.

		PINE64	
Project:	QuartzPro64 Dev Board Schematic		
File:	43.Flash-SPI FLASH		
Date:	Tuesday, February 15, 2022	Rev:	V1.0
Designed by:	Rzf	Reviewed by:	Memory Tear
		Sheet:	29 of 44

MIPI D/C PHY0 DPHY-RX


MIPI D/C PHY1 DPHY-RX




		<h2>PINE64</h2>	
Project:	QuartzPro64 Dev Board Schematic		
File:	46.VI-Camera D/C PHY_RX		
Date:	Tuesday, February 15, 2022	Rev:	V1.0
Designed by:	Rzf	Reviewed by:	
		Sheet:	30 of 44

MIPI-CSIO_RX

MIPI-CSI1_RX




Note:
 As below pin is for Array-MIC board
 Pin39:I2C_SCL; Pin40:I2C_SDA;
 Pin45:PWREN; Pin49:PDM_SDI0;
 Pin50:PDM_SDI1; Pin51:PDM_CLK1;
 Pin52:PDM_CLK0; Pin65:PDM1_SDI2;
 Pin66:PDM1_SDI3





		PINE64	
Project:	QuartzPro64 Dev Board Schematic		
File:	47.VI-Camera_MIPI-CSI		
Date:	Tuesday, February 15, 2022	Rev:	V1.0
Designed by:	Rzf	Reviewed by:	
		Sheet:	31 of 44


HDMI 2.0 RX



$C_j \leq 0.4pF$



HPD:
 Sink Side: Require output, Min 2.4V; Max 5.3V
 Source Side: Require input and Detection.
 Min 2.0V, Max: 5.3V.




		PINE64	
Project:	QuartzPro64 Dev Board Schematic		
File:	48.VI-HDMI2.0 RX		
Date:	Tuesday, February 15, 2022	Rev:	V1.0
Designed by:	Rzf	Reviewed by:	
		Sheet:	32 of 44


HDMI TX0

- >>> HDMI0_TX_SBDP
- >>> HDMI0_TX_SBDN
- >>> HDMI0_TX0P_PORT
- >>> HDMI0_TX0N_PORT
- >>> HDMI0_TX1P_PORT
- >>> HDMI0_TX1N_PORT
- >>> HDMI0_TX2P_PORT
- >>> HDMI0_TX2N_PORT
- >>> HDMI0_TX3P_PORT
- >>> HDMI0_TX3N_PORT
- <<< HDMI0_TX_SDA_M0
- <<< HDMI0_TX_SCL_M0
- <<< HDMI0_TX_CEC_M0
- <<< HDMI0_TX_HPDIN_M1


HDMI TX DDC




VCCSV_HDMI_TX0




HDMI TX eARC



HDMI TX CEC




Cj<=0.2pF




HDMI TX1

- >>> HDMI1_TX_SBDP
- >>> HDMI1_TX_SBDN
- >>> HDMI1_TX0P_PORT
- >>> HDMI1_TX0N_PORT
- >>> HDMI1_TX1P_PORT
- >>> HDMI1_TX1N_PORT
- >>> HDMI1_TX2P_PORT
- >>> HDMI1_TX2N_PORT
- >>> HDMI1_TX3P_PORT
- >>> HDMI1_TX3N_PORT
- <<< HDMI1_TX_SDA_M1
- <<< HDMI1_TX_SCL_M1
- <<< HDMI1_TX_CEC_M2
- <<< HDMI1_TX_HPDIN_M1


HDMI TX DDC




VCCSV_HDMI_TX1




HDMI TX eARC



HDMI TX CEC




Cj<=0.2pF



		PINE64	
Project:	QuartzPro64 Dev Board Schematic		
File:	50.VO-HDMI2.1 TX		
Date:	Tuesday, February 15, 2022	Rev:	V1.0
Designed by:	Rzd	Reviewed by:	
		Sheet:	33 of 44


MIPI DPHY0 TX



MIPI FPC Pin List




- Pin1 : GND
- Pin2 : DON
- Pin3 : DOP
- Pin4 : GND
- Pin5 : DIN
- Pin6 : D1P
- Pin7 : GND
- Pin8 : CLKP
- Pin9 : CLKP
- Pin10 : GND
- Pin11 : D2N
- Pin12 : D2P
- Pin13 : GND
- Pin14 : D3N
- Pin15 : D3P
- Pin16 : GND
- Pin17 : LCD_PWM_BL
- Pin18 : TE
- Pin19 : VCC_LCD (3.3V)
- Pin20 : LCD_RST(LCD板RC复位)
- Pin21 : HW ID
- Pin22 : LCD_BL_EN(1.8V/3.3V)
- Pin23 : TP_I2C_SCL(3.3V)
- Pin24 : TP_I2C_SDA(3.3V)
- Pin25 : TP_INT(3.3V)
- Pin26 : TP_RST(3.3V)
- Pin27 : GND
- Pin28 : 5V0
- Pin29 : 5V0
- Pin30 : 5V0

MIPI DPHY1 TX




		PINE64	
Project:	QuartzPro64 Dev Board Schematic		
File:	55.VO-LCM_MIPI		
Date:	Tuesday, February 15, 2022	Rev:	V1.0
Designed by:	Rzf	Reviewed by:	
		Sheet:	34 of 44





PCIe WIFI6/BT Module-2T2R




This standalone BT-ANT is reserved for AP6275PR3. Leave PIN48 float for AP6275P, of which BT-ANT is mux with WIFI.



NOTE:
Adjust the load capacitor according to the crystal spec.



VBAT: (3.1-3.8V)/1.2A
VDDIO: (1.68-1.98V)/300mA.





WIFI: a/b/g/n/ac/ax 2T2R MIMO
BT: 5.0



32.768KHZ:
+/-25ppm/30-70%/1.8V

PINE64	
Project:	QuartzPro64 Dev Board Schematic
File:	63.WIFI/BT-PCIe_2T2R(AP6275PR3)
Date:	Tuesday, February 15, 2022
Rev:	V1.0
Designed by:	Rzf
Reviewed by:	
Sheet:	35 of 44

RGMII TO RJ45




VCCIO_PHY0=3.3V	DNP	22R	
VCCIO_PHY0=1.8V	120R	100R	Default



VCC_PHY0 IO Voltage Config

RGMII Power Source	CFG_EXT	CFG_LDO[1:0]	
External 3.3V	1'b1	2'b00	CFG_EXT: 1: External Power Source for IO pad. 0: Integrated LDO for IO pad
External 1.8V	1'b1	2'b10	CFG_LDO[1:0] 10: 1.8V 00: 3.3V
Internal 1.8V (default)	1'b0	2'b10	



PHY Address Config

PHY Address	PHYAD[2:0]
1 (default)	3'b001








Pull-up for additional 2ns delay to RXC for data latching



Pull-up for additional 2ns delay to TXC for data latching








Pull-up to disable PLL @ ALDPS mode (Low power mode)



PINE64		PINE64	
Project:	QuartzPro64 Dev Board Schematic		
File:	67.Ethernet-GEPHY_RGMII0		
Date:	Tuesday, February 15, 2022	Rev:	V1.0
Designed by:	Rzf	Reviewed by:	Default
		Sheet:	36 of 44

PCIE TO RJ45




RJ45 HR911130C Schematic:

- MDI 3- P90, MDI 3+ P80, MDI 2- P60, MDI 2+ P50, MDI 1- P70, MDI 1+ P40, MDI 0- P30, MDI 0+ P20
- Green LED (P10), Yellow LED (P11)


PINE64		PINE64	
Project:	QuartzPro64 Dev Board Schematic		
File:	68.PCIE TO RJ45_RTL8111HS		
Date:	Tuesday, February 15, 2022	Rev:	V1.0
Designed by:	Rzf	Reviewed by:	Default
		Sheet:	37 of 44

CODEC ES8388




- << I2C7_SDA_M0_CODEC
- << I2C7_SCL_M0_CODEC
- << I2S0_MCLK
- << I2S0_SCLK_TX
- << I2S0_LRCK_TX
- << I2S0_SD00
- << I2S0_SD10
- << SARADC_VIN3_HP_HOOK
- << HP_DET_L
- << SPK_CTL_H



EARPHONE



Analog MIC






SPEAKER




		PINE64	
Project:	QuartzPro64 Dev Board Schematic		
File:	Audio Codec-ALC5651		
Date:	Tuesday, February 15, 2022	Rev:	V1.0
Designed by:	Rzf	Reviewed by:	Sheet: 38 of 44

PCIe3.0 x 4 Slot



Crystal Generator



Spread Selection Table:

SS0	SS1	Spread (%)
0	0	Center+/-0.25
1	0	-0.5
0	1	-0.75
1	1	No Spread

If board target trace impedance is 50ohm then R = 475ohm providing an IREF of 2.32 mA. The output current (IOH) is 6 * IREF. Vih=6x2.32x50=696mV

PINE64

Project: QuartzPro64 Dev Board Schematic

File: 81.PCIE-PCIe3.0 Slot

Date: Saturday, February 19, 2022






Designed by: Rzf

Reviewed by:

Rev: V1.0


Sheet: 39 of 44

SATA3.0



Note:
 The SATA differential trace impedance is 100 OHM.
 The SATA trace length is less than 5 inch.


SATA_POWER




		PINE64	
Project:	QuartzPro64 Dev Board Schematic		
File:	83.SATA-SATA3.0 Slot_7P		
Date:	Tuesday, February 15, 2022	Rev:	V1.0
Designed by:	Rzf	Reviewed by:	Default
		Sheet:	40 of 44


>>Power_LED_EN_H

Power_LED




Work_LED




 PINE64		PINE64	
Project:	QuartzPro64 Dev Board Schematic		
File:	90.LED		
Date:	Tuesday, February 15, 2022	Rev:	V1.0
Designed by:	Rzf	Reviewed by:	
		Sheet:	41 of 44

KEY



<< BOOT_SARADC_IN0




Note:


If BOOT_SARADC_IN0=0V after power-on reset, then system will enter into Maskrom mode.

		PINE64	
Project:	QuartzPro64 Dev Board Schematic		
File:	92.KEY Array		
Date:	Tuesday, February 15, 2022	Rev:	V1.0
Designed by:	Rzf	Reviewed by:	
		Sheet:	42 of 44

UART TO USB (DEBUG)



Extboard Debug Port




The port just for debug


		PINE64	
Project: QuartzPro64 Dev Board Schematic			
File: 93.Debug UART/JTAG Port			
Date: Tuesday, February 15, 2022		Rev: V1.0	
Designed by: Rzd		Reviewed by:	
		Sheet: 43 of 44	

Mark


TOP Mark




BOTTOM Mark




GND GATE




HOLE





CAMERA HOLE



HEATSINK



FAN : 8CMX8CM



		PINE64	
Project:	QuartzPro64 Dev Board Schematic		
File:	99.Mark/Hole/Heatsink		
Date:	Tuesday, February 15, 2022	Rev:	V1.0
Designed by:	Rzf	Reviewed by:	
		Sheet:	44 of 44